RC on-chip interconnect Performance revisited
نویسندگان
چکیده
The delay of on-chip interconnect wiring is having an important influence on the timing performance of logic path. This is particularly true where drivers are connected through non-negligible length of wire. If the Elmore resistance-capacitance delay model remains popular due to its simple formulation, limitations have been shown in submicrometer domain due to the inability of a so simple model in capturing input slope effects. This paper presents an analytical expression for the transition time and the switching delay of an RC interconnect, including the line input and output drivers. Based on a previously developed model of inverter transition time and switching delay, we propose a model of the shielding capacitance effect on the input driver. We determine the transition time of the output driver and the switching delay of the complete structure for various sets of line parameters and different size of input drivers. We validate these analytical expressions with respect to electrical simulations, on a 0.13μm process, using the ELDO's transmission line model.
منابع مشابه
RC interconnect synthesis-a moment fitting approach
Presently, delays due to the physical interconnect between logic gates account for large portions of the overall path delays. For this reason, synthesis of the logic gate fanout structure is of paramount importance during performance optimization. This paper presents a methodology for on-chip RC interconnect synthesis. Moment sensitivities are used to vary the wire widths of the branches in an ...
متن کاملAn Accurate Interconnect Test Structure for Parasitic Validation in On-Chip Machine Learning Accelerators
For nanotechnology nodes, the feature size is shrunk rapidly, the wire becomes narrow and thin, it leads to high RC parasitic, especially for resistance. The overall system performance are dominated by interconnect rather than device. As such, it is imperative to accurately measure and model interconnect parasitic in order to predict interconnect performance on silicon. Despite many test struct...
متن کاملOn-chip inductance cons and pros
This paper provides a high level survey of the increasing effects of on-chip inductance. These effects are classified into desirable and nondesirable effects. Among the undesirable effects of on-chip inductance are higher interconnect coupling noise and substrate coupling, challenges for accurate extraction, the required modifications of the infrastructure of CAD tools, and the inevitably slowe...
متن کاملRF Interconnects for Communications On-chip1
In this paper, we propose a new way of implementing on-chip global interconnect that would meet stringent challenges of coreto-core communications in latency, data rate, and reconfigurability for future chip-microprocessors (CMP) with efficient area and energy overheads. We discuss the limitation of traditional RC-limited interconnects and possible benefits of multi-band RF-interconnect (RF-I) ...
متن کاملChip-Package Interaction and Reliability Impact on Cu/Low-k Interconnects
The exponential growth in device density has yielded high-performance microprocessors containing two billion transistors [1]. The path toward such integration continues to require the implementation of new materials, processes, and design for interconnect and packaging structures. Since 1997, copper (Cu), which has a lower resistivity than aluminum (Al), has been selected as an interconnect mat...
متن کامل